

At least during debugging of said embedded system, it is advantageous to be able to collect information about the operation of the processor and also to supply control and command information to said processor, both in response to conditions on the processor itself, and also in response to information conveyed from a host computer.

For collecting information about operation of the processor and for controlling the processor the integrated circuit chip 100 includes an on-chip emulator comprising storage and processing circuitry for that purpose. Such an on-chip emulator 20 is shown schematically on Figure 1 as having a control path 21 connected to the processor 10 and having an information-collecting path 22 from the digital signal processor 10.

The on-chip emulator 20 has associated JTAG circuitry 30 connected to it.

To enable ready connection to a host device, the chip further comprises a USB interface circuit 40. The USB interface 40 has a first port 41 connected to the on-chip emulator 20, a second port 42 connected on-chip to a USB port 50 via a universal serial bus 51. The USB interface circuitry also has a further port 42 connected to the JTAG circuitry 30 which in turn has an on-chip connection 31 to a JTAG port 60.

A universal serial bus is, in use, connected to the USB port 50. the universal serial bus 52 connects at its other end to a host device, typically a debugging computer having a USB port.

Debugging may take place using the host device; however by virtue of the USB connection, it may be possible to debug from a more remote location, as will be later described herein.

Referring now to Figure 2, a second integrated circuit chip 200 comprises plural, here 3, embedded processors 110, each having a respective associated on-chip emulator 120 connected to it via a respective control path 121 and information collecting path 122.

Each on-chip emulator 120 is connected to respective USB interface circuitry 140 and each USB interface circuitry 140 has a USB input port 142 to which is connected an on-chip universal serial bus 151 which connects to an on-chip USB hub 170. JTAG circuitry as shown in Figure 1 may also be provided but is here omitted for the sake of clarity.

The USB hub 170 has an input for a universal serial bus 152, whereby debugging occurs.

The universal serial bus provides the ability to download programs and monitor and control the processor (so-called "peek" and "poke") in combination with a remote or host system. The bus also allows a general bi-directional communication path between the host and target system.

The use of the universal serial bus also enables a route for a host program to configure and control silicon components on a highly integrated device. It enables programming of any on-chip EEPROM and for production programming diagnostics.

During the debugging phase the universal serial bus enables coherent control and graphical representation of the behaviour of systems on silicon with one or more processors.

Connection to the JTAG circuitry allows for JTAG functions to be executed through the USB port although it should be borne in mind that a JTAG port would still be needed to allow connection to other devices. It will be appreciated by those skilled in the art that whereas JTAG functions normally require a special adapter card this would not be the case using embodiments of the present invention.

Use of the universal serial bus allows the multiplexing together of the above-described functions using the bus. A hub would be needed on-chip to enable multiplexing at

hardware level. Such a connection is advantageously realized using USB in the 12 Mb/s incarnation since this is in line with Ethernet.

In the state of the art, Ethernet chips may be added at board level.

Referring now to Figure 3, a system for debugging the target chip 100, described with respect to Figure 1, will now be described. It will be understood that the chip 200 could be substituted for the chip 100; the essence is that the target chip is accessible via a usb. The system further includes a host device 500 having a usb port 510 connected to the usb port 50 of the target via a usb 516. The host comprises a computer 520 and memory circuitry 540 storing computer program files including applications 510, 531 and a proxy server process 560. As known to those skilled in the art, the program files are loaded for running by the computer. The program files 530, 531 provide the needed features for debugging the target. The host has an external port 550 responsive to the computer 520, and capable of network or Internet connection, e.g. via a modem or otherwise as known to those skilled in the art. A usb driver 515 connects to the host usb port 510.

The host also runs the proxy server process 560. Again, as known to those skilled in the art, a proxy server is a computer or a process running on a computer acting as intermediary between a client and another server or server-type process. In the present context, it is envisaged that functions relating to management of the usb port 510 via the usb driver 515, and functions relating to distribution of various connections from the target chip 100 be delegated to the proxy server process 560 running on the host.

The debugging programs 530, 531 acting as clients, connect to the proxy server 560, which creates the necessary logical connections to the required devices in the target via the usb . Similarly, connections can be made to methods and processes within the target, including program load and debug, configuration, visualisation, EPROM programming, and running diagnostics. The host programs may further implement